

## Digital System Design (CBCGS) Mock Paper for September 2020


Q	M
1. The characteristic equation of an S-R flip-flop is	
a. $Q_{n+1} = Q_n R' + S$	
b. $Q_{n+1} = Q_n R + S'$	1
c. $Q_{n+1} = R' S$	
d. $Q_{n+1} = Q_n R' + S'$	
2. While converting a JK flip-flop to D flip-flop, instead of connecting an inverter between its J and K inputs, a buffer has been connected. The resulting circuit will act as	
a. JK flip-flop only	
b. T flip-flop	1
c. D flip-flop	
d. SR flip-flop	
3. An SR-f/f is created using only two NOR gates with S and R inputs feeding one NOR gate each. If both S and R inputs are set to one, the outputs will be	
a. Q and Q' both 1	
b. No change in circuit output	1
c. Q and Q' both 0	
d. Q and Q' complementary to each other	
4. The technique where we multiply each digit by $16^n$ , where $n$ is the “weight” of the digit is	
a. Hexadecimal to decimal	
b. Decimal to hexadecimal	1
c. Binary to hexadecimal	
d. Octal to hexadecimal	
5. Which of these methods is not a minimization technique?	
a. Boolean Algebra	
b. Karnaugh Maps	1
c. Truth Table	
d. Quine Mccluskey	
6. Identify the law: $(A + B) + C = A + (B + C)$	
a. Associate Law	
b. Distributive Law	1
c. Commutative Law	
d. Redundance Law	
7. Which of these is De Morgans Theorem	
a. $(X+Y)'=X'.Y'$ and $(X.Y)'=X'+Y'$	
b. $A + B = B + A$ and $A B = B A$	1
c. $A + A B = A$ and $A (A + B) = A$	
d. $X+X'=1$ and $X.X'=0$	
8. This is an example of POS equation	
a. $(A+B)(A+C)(B+C)$	
b. $AB+BC+AC$	1
c. $(A+B)C+A(B+C)+B(A+C)$	
d. $A+AB+ABC$	
9. K-map numbering follows which number system	
a. Binary code	
b. Gray code	1
c. ASCII code	
d. Octal code	
10. Which gates are called universal gates	
a. AND and NAND	
b. NAND and NOR	1
c. OR and NOR	
d. AND and OR	
11. For a logic family, given that	
VOH is the minimum output high level voltage	
VOL is the maximum output low level voltage	1
VIH is the minimum acceptable input high level voltage	

## Digital System Design (CBCGS) Mock Paper for September 2020

VIL is the maximum acceptable input low level voltage  
Then correct relationship is

- a.  $V_{IH} > V_{OH} > V_{IL} > V_{OL}$
  - b.  $V_{OH} > V_{IH} > V_{IL} > V_{OL}$
  - c.  $V_{OH} > V_{IH} > V_{OL} > V_{LL}$
  - d.  $V_{OH} < V_{IH} < V_{IL} < V_{OL}$
12. A full adder can be realized using
- a. one half adder, two AND gates
  - b. two half adders, one OR gate
  - c. two half adders, one AND gate
  - d. two half adders, two AND gates
13. Which of the following is not a property of CMOS logic gates?
- a. High switching speed
  - b. Low static power consumption
  - c. High packing density
  - d. High noise margin
14. The race around condition occurs in a J-K flip-flop when
- a. both inputs are 0
  - b. both inputs are 1
  - c. the inputs are complementary
  - d.  $J=0$  and  $K=1$
15. Which of the following statements is false regarding signals and variables in VHDL?
- a. Signals must be declared inside a process.
  - b. Signals follow the notion of 'event scheduling'
  - c. Variables get updated instantaneously without any delay.
  - d. VHDL is a hardware description language
16. VHDL and Verilog are
- a. Software description language
  - b. Assembly language
  - c. Hardware description language
  - d. Design language
17. The number "00101110" when converted to BCD is
- a. 01000110
  - b. 00100110
  - c. 01010100
  - d. 01000111
18. Consider a 4-bit adder with inputs  $A = \{A_3 A_2 A_1 A_0\}$  and  $B = \{B_3 B_2 B_1 B_0\}$ . For which of the following input condition no carry-out would be generated. (Assume there is no carry input)
- a.  $A = \{1011\}$ ,  $B = \{0101\}$
  - b.  $A = \{1011\}$ ,  $B = \{0001\}$
  - c.  $A = \{1011\}$ ,  $B = \{0100\}$
  - d.  $A = \{1001\}$ ,  $B = \{0101\}$
19. simplify the given boolean expression  $ABC + A'B + ABC'$  to minimum numbers of literals
- a. B
  - b. 1
  - c. A
  - d. AC
20. What is the binary equivalent of 27.1875 decimal
- a. (11011.1101)<sub>2</sub>
  - b. (11011.0011)<sub>2</sub>
  - c. (11101.1001)<sub>2</sub>
  - d. (11011.0001)<sub>2</sub>


21. This circuit implements



2

- Two-Bit Comparator
- Four-Bit Comparator
- One-Bit Comparator
- Three-Bit Comparator

22. Which gate is implemented using this circuit at o/p OUT?



2

- NOR
- NAND
- AND
- OR

23. Implement the function of the following truth table

A	B	C	X
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

2

- $X = A'B'C + AB'C + ABC'$
- $X = AB'C + AB'C + ABC'$
- $X = A'BC + AB'C + ABC'$
- $X = A'BC + ABC + ABC'$


24. Convert (25) decimal to hexadecimal

- 31H
- 19H
- 25H
- 33H


2

# Digital System Design (CBCGS) Mock Paper for September 2020

25. Convert  $101011_2$  to decimal
- 43d
  - 23d
  - 04d
  - 18d
26. What is  $1F0C_{16} = ?_8$
- 17414
  - 14717
  - 17444
  - 17141
27. Convert 125 decimal to binary
- 1111101
  - 1011101
  - 1111100
  - 0111101
28. Two's complement of 1011010100 is
- 100101100
  - 100101011
  - 100101101
  - 100100011
29. The Boolean equation for following function is:  $F(x,y,z) = \sum (1, 6, 7)$
- $x'y'z + x y z' + x y z$
  - $x'y'z' + x'y'z + xyz$
  - $x'y'z' + x'y'z + xy'z$
  - $xyz + xyz' + x'y'z'$
30. Identify the output of the following circuit




- $F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 15)$
  - $F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$
  - $F(A, B, C, D) = \sum(0, 2, 5, 6, 7, 8, 9, 10)$
  - $F(A, B, C, D) = \pi(1, 3, 4, 11, 12, 13, 14, 15)$
31. Identify the output of the following circuit



- $F = P \text{ xor } Q$
- $F = PQ$
- $F = P+Q$
- $F = P \text{ xnor } Q$


32. Consider the 1:4 demultiplexer circuit shown. What would be the output bits for input condition  $S_0 = 1$ ,  $S_1 = 1$  and  $D_{in} = 1$ ?



2

- a.  $Y_0 = 0, Y_1 = 1, Y_2 = 1, Y_3 = 1$
- b.  $Y_0 = 0, Y_1 = 0, Y_2 = 0, Y_3 = 1$
- c.  $Y_0 = 0, Y_1 = 0, Y_2 = 1, Y_3 = 0$
- d.  $Y_0 = 0, Y_1 = 0, Y_2 = 1, Y_3 = 1$

33. Find the function implemented by the following circuit



2

- a. Half adder
- b. full subtractor
- c. full adder
- d. Multiplier