

Department of E&TC
Microprocessors and Peripherals (Rev to CBGS) Mock Paper for September 2020

Q		M
1	8085 microprocessor is called 8-bit microprocessor because a. The address bus is of 8-bits b. The data bus is of 8 bits c. It has 8 control signals d. It operates in 8 modes	(1)
2	The control of data bus buffer in 8255 is done by a. control word register b. read/write control logic c. data bus d. ALE	(1)
3	The port that is used for the generation of handshake lines in mode 1 or mode 2 is a. port A b. port B c. port C Lower d. port C Upper	(1)
4	In BSR mode of 8255, only port C can be used to a. set individual ports b. reset individual ports c. set and reset individual ports d. programmable I/O ports	(1)
5	Which of the following instruction is not valid? a. MOV AX, BX b. MOV DS, 5000H c. MOV AX, 5000H d. PUSH AX	(1)
6	The instructions that are used for reading an input port and writing an output port respectively are a. MOV, XCHG b. MOV, IN c. IN, MOV d. IN, OUT	(1)
7	The instruction that loads effective address formed by destination operand into the specified source register is a. LEA b. LDS c. LES d. LAHF	(1)
8	This instruction is used for adding the carry a. ADDC b. ADD c. ADC d. ADD & ADC	(1)
9	The instruction, {MOV AX, 16-bit data} belongs to the address mode a) register b) direct c) immediate d) register relative	(1)
10	The instruction that subtracts 1 from the contents of the specified register/memory location is a) INC b) SUBB c) SUB d) DEC	(1)
11	The instruction, CMP to compare source and destination operands it performs a) addition b) subtraction c) division d) multiplication	(1)

Department of E&TC
Microprocessors and Peripherals (Rev to CBGS) Mock Paper for September 2020

12	In the RCL instruction, the contents of the destination operand undergo function as a) carry flag is pushed into LSB & MSB is pushed into the carry flag b) carry flag is pushed into MSB & LSB is pushed into the carry flag c) auxiliary flag is pushed into LSB & MSB is pushed into the carry flag d) parity flag is pushed into MSB & LSB is pushed into the carry flag	(1)
13	The instructions that are used to call a subroutine from the main program and return to the main program after execution of called function are a) CALL, IRET b) JMP, IRET c) CALL, RET d) JMP, RET	(1)
14	Which assembler directive is used to direct the assembler to reserve words a. DB b. DD c. DW d. DT	(1)
15	The number of instructions actually executed by the microprocessor depends on the a) stack b) loop count c) program counter d) time duration	(1)
16	Example of an external interrupt is a) divide by zero interrupt b) keyboard interrupt c) overflow interrupt d) type2 interrupt	(1)
17	The operation that can be performed on control word register is a) read operation b) write operation c) Move operation d) copy operation	(1)
18	In timer 8253 If BCD=0, then the operation is a) decimal count b) hexadecimal count c) binary count d) BCD count	(1)
19	The register that stores all the interrupt requests in it in order to serve them one by one on a priority basis is a) Interrupt Request Register b) In-Service Register c) Priority resolver d) Interrupt Mask Register	(1)
20	When non-specific EOI command is issued to 8259A it will automatically a) set the ISR b) reset the ISR c) set the INTR d) reset the INTR	(1)
21	In 8257 (DMA), each of the four channels has a) a pair of two 8-bit registers b) a pair of two 16-bit registers c) one 16-bit register d) one 8-bit register	(1)
22	After connecting 8257, The pin that requests the access of the system bus is a) HLDA b) HRQ c) ADSTB d) None of the mentioned	(1)
23	Identify the instruction set for: IN AX, 0028 H	(1)

Department of E&TC
Microprocessors and Peripherals (Rev to CBGS) Mock Paper for September 2020

	<ul style="list-style-type: none"> a. Data Transfer Instruction b. Bit Manipulation Instruction c. Program Execution Transfer Instruction d. String Instruction 	
24	<p>What does this instruction do? lea SI,ARR</p> <ul style="list-style-type: none"> a. load starting address of ARR in SI b. Copy data from ARR to SI c. Load effective address for SI to variable ARR d. Load SI data in ARR 	(1)
25	<p>While performing INC instruction, which flag is not affected?</p> <ul style="list-style-type: none"> a. AF b. OF c. PF d. CF 	(1)
26	<p>_____ instruction gives two's complement</p> <ul style="list-style-type: none"> a. NEG b. CMP c. CPL d. SUB 	(1)
27	<p>Which of the following is a prefix instruction?</p> <ul style="list-style-type: none"> a. MOVSB b. REP c. RET d. MOV 	(1)
28	<p>How many ICWs are available in single 8259?</p> <ul style="list-style-type: none"> a. 1 b. 2 c. 4 d. 8 	(1)
29	<p>Which address lines from microprocessor are directly connected to 8255?</p> <ul style="list-style-type: none"> a) A1 b) A0, A1 c) A1, A2 d) A0 to A7 	(1)
30	<p>If this line is a logical 0, the microprocessor can read and write to the 8255</p> <ul style="list-style-type: none"> a. WR b. RD c. CS d. RESET 	(1)
31	<p>In the timer 8254, if In control word format, if RL1=1, RL0=1 then the operation performed is</p> <ul style="list-style-type: none"> a) read/load least significant byte only b) read/load most significant byte only c) read/load LSB first and then MSB d) read/load MSB first and then LSB 	(2)
32	<p>If more than one channel of 8257 requests service simultaneously, the transfer will occur as</p> <ul style="list-style-type: none"> a) multi transfer b) simultaneous transfer c) burst transfer d) none of the mentioned 	(2)
33	<p>In 8086 is the queue is to be emptied, what should be the status of QS1, QS0 bits</p> <ul style="list-style-type: none"> a. QS1 = 0, QS0 = 0 b. QS1 = 0, QS0 = 1 c. QS1 = 1, QS0 = 0 d. QS1 = 1, QS0 = 1 	(2)
34	<p>If 19 address lines are selected for memory interfacing, how much memory is interfaced?</p> <ul style="list-style-type: none"> a. 128kb b. 1Mb 	(2)

Department of E&TC
Microprocessors and Peripherals (Rev to CBGS) Mock Paper for September 2020

	c. 256kb d. 512kb	
35	8254 is operating in counter 0 which loads LSB first and then MSB using Mode 3 with BCD count. What data is to be loaded in CWR? a. 36H b. 37H c. 44H d. 73H	(2)
36	How many address lines are required to interface a EPROM of 4kb a. 10 b. 11 c. 12 d. 13	(2)
37	If the value of flag register is 00C0h, which of the flags are set? a. Sign flag and zero flag b. Trap flag and sign flag c. Interrupt flag and zero flag d. Carry flag and sign flag	(2)
38	For the following code, which flags are affected MOV AL, ABh MOV BL, 12h ADD AL,BL a. DF b. ZF c. PF d. SF	(2)
39	1. For type 8 vector, what is the starting address of the address a. 0020h b. 0032h c. 0012h d. 0016h	(2)
40	If the Code segment and IP register holds the data 1024h and 1A33h respectively. What is the effective address? a. 11C73h b. 1B354h c. 2A57h d. 2A570h	(2)