

ELEX ESE Regular (VIIIth Sem/ CBCGS-H) October 2020

AMVD/SEM VIII(CBCGS-H)

EXC802: SAMPLE QUESTION SET for Analog Mixed VLSI Design


Max Marks: 50

- Answer all Questions
- Figures to the right indicate marks assigned

1. The PLLs where frequency detection is aided with phase detection is known as


- Type I PLL
- Charge Pump PLL
- Simple PLL
- Type II PLL

2. For a PFD, the figure below shows



- Frequency A leads B
- Frequency B leads A
- Frequency A and B are equal
- Frequency A lags B

3. The circuit below represents



- Phase frequency Detector
- Phase Detector
- Charge Pump
- Low pass filter

4.. Which of the following statements are true?

- The substrate of NMOS should have potential more than that of source or drain.
- The substrate of NMOS should have the lowest potential.
- The substrate of PMOS should have the highest potential.
- None of the above.

5. Which of the following statements are true ?

- The source-bulk junction should be forward-biased.
- The source-bulk junction should be reverse-biased.
- The drain-bulk junction should be reverse-biased.
- The drain-bulk junction should be forward-biased.

6. The zero crossing points of the VCO output experience substantial random variations called as

- Ripple
- Skew
- Dead Zone
- Jitter

7. The zero crossing points of the VCO output experience substantial random variations called as

- Phase error
- Skew
- Dead Zone
- Jitter


8. PFDs exhibit small or zero gain near the phase lock known as
- Dead Zone
 - Current Mismatch
 - Missing edge phenomenon
 - Timing Mismatch
- 9.. Which of the following statements are true ?
- For NMOS, as V_{SB} increases, threshold voltage increases.
 - For NMOS, as V_{SB} increases, threshold voltage decreases.
 - For PMOS, as V_{SB} increases, threshold voltage increases.
 - For PMOS, as V_{SB} increases, threshold voltage decreases.
10. Which of the following statements are true ?
- If g_m increases, g_{mb} increases.
 - For NMOS as V_{SB} increases, g_{mb} decreases.
 - For PMOS as V_{SB} increases, g_{mb} decreases.
 - All of the above.
11. The range of input signal frequencies over which the loop can maintain the lock is called as
- Acquisition Range
 - Lock Range
 - Tracking Range
 - Pull in Range
12. The range of input signal frequencies over which PLL can acquire a lock is called as
- Capture Range
 - Lock Range
 - Tracking Range
 - Pull in Range
13. Magnitude difference between charging and discharging currents is known as
- Charge Sharing
 - Current Mismatch
 - Clock Feedthrough
 - Timing Mismatch
14. In dual slope type of ADCs, an input hold time is _____.

- a. Almost zero
- b. Higher than that of flash type ADCs
- c. Longest
- d. Lowest

15. Which capacitance in MOSFET is mainly responsible for limiting the frequency of operation?

- a. CGS
- b. CSD
- c. CGD
- d. CGG

16. Consider the FET amplifier given below. Threshold voltage = 2 V, $k'W/L = 1 \text{ mA/V}^2$, $V_{GS} = 4 \text{ V}$, $V_{DD} = 10 \text{ V}$, and $R_D = 3.6 \text{ kohm}$.



a. What are the DC quantities I_D and V_D ?

- a. 2 mA, 7.2 V
- b. 1 mA, 10 V
- c. 2 mA, 2.8 V
- d. 200 mA, 2.8 V

b. What is the value of g_m at the bias point?

- a. 1 mA/V
- b. 2 mA/V
- c. 4 mA/V
- d. 5 mA/V

c. What is the voltage gain?


- a. 3.6

- b. 7.2
c. -3.6
d. -7.2 29.
- d. If $\lambda = 0.01 \text{ V}^{-1}$, what is the output resistance at the bias point?
a. 25 kohm
b. 40 kohm
c. 50 kohm
d. 100 kohm
- e. Taking into consideration the output resistance, what is the voltage gain?
a. 6.7
b. 7.2
c. -6.7
d. 3.6


17. The non-idealities of PFD results in

- A. Phase error
B. Reference Spur
C. Jitter
- a. A and B
b. A and C
c. B and C
d. A,B and C

18. For signals A and B with zero phase difference what will be the pulses generated for Q_A and Q_B ?



a.



19. Current sources in CP circuit are implemented using

- Current Amplification circuits
- Current Divider circuits
- Current Mirror circuits
- Current reduction circuits


20. The difference between analog voltage represented by two adjacent digital codes, or the analog step size, is called the

- Quantization
- Accuracy
- Resolution
- Monotonicity

Sample-and-hold circuits in analog-to digital converters (ADCs) are designed to

- Sample and hold the output of the binary counter during the conversion process
- Stabilize the comparator's threshold voltage during the conversion process
- Stabilize the input analog signal during the conversion process
- Sample and hold the D/A converter staircase waveform during the conversion process

21 Consider the amplifier below for the case $V_{DD} = 5\text{ V}$, $R_D = 24\text{ k}\Omega$, $(W/L) = 1\text{ mA/V}^2$, and $V_t = 1\text{ V}$.



22 If the amplifier is biased to operate with an overdrive voltage V_{OV} of 0.5 V , find the incremental gain at the bias point.

- -3 V/V
- -6 V/V
- -9 V/V
- -12 V/V

23. For amplifier biased to operate with an overdrive voltage of 0.5 V , and disregarding the distortion caused by the MOSFET's square-law characteristic, what is the largest amplitude of a sine-wave voltage signal that can be applied at the input while the transistor remains in saturation?

- 1.61 V
- 1.5 V
- 0.11 V
- 3.11 V

24. For the input signal of 1.5 V what is the value of the gain value obtained?

- -12.24 V/V
- -12.44 V/V
- -12.64 V/V
- -12.84 V/V


25. If the process transconductance parameter is $50\mu\text{A/V}^2$, what is the MOSFET's W/L ?

- 25
- 50
- 75
- 100

26. Which of the following is the fastest switching device?

- a) JEFT
- b) Triode
- c) MOSFET
- d) BJT

27. Consider the amplifier circuit shown below. The transistor is specified to have $V_t = 0.4 \text{ V}$, $k_n = 0.4 \text{ mA/V}^2$, $W/L = 10$ and $\lambda = 0$. Also, let $V_{DD} = 1.8 \text{ V}$, $R_D = 17.5 \text{ k}\Omega$, $V_{GS} = 0.6 \text{ V}$ and $v_{gs} = 0 \text{ V}$.



28. Find I_D .

- a) 0.08 mA
- b) 0.16 mA
- c) 0.4 mA
- d) 0.8 mA

29. Find V_{DS} .

- a) 0.1V
- b) 0.2 V
- c) 0.4 V
- d) 0.8 V

30. Find A_v .

- a) -12 V/V
- b) -14 V/V
- c) -16 V/V
- d) -18 V/V

30. The cut-off frequency (f_β) is basically the frequency at which the short circuit _____

- a) CB gain of transistor drops by 3 dB from its value at low frequency
- b) CE gain of transistor drops by 3 dB from its value at low frequency
- c) CC gain of transistor drops by 3 dB from its value at low frequency
- d) CC gain of transistor drops by 3 dB from its value at high frequency

31. What should be the level of input resistance to allow the occurrence of source loading in common base amplifier configuration?

- a) Low
- b) High
- c) Moderate
- d) Stable

32. A transconductance amplifier is also called _____

- a) current to voltage convertor
- b) voltage to current convertor
- c) resistor
- d) inductor

33. MOSFET from a JFET differs mainly because _____

- a) of power rating
- b) of the output
- c) the JFET has a pn junction
- d) the MOSFET has two gates

34. The voltage gain is practically expressed in _____

- a) db
- b) volts
- c) as a number
- d) ampere

35. Gain of an amplifier usually expressed in db because _____

- a) It is a small unit
- b) Calculations become easy
- c) Human ear response is logarithmic
- d) Gain is reduced

36. The total gain of a multistage amplifier is less than the product of the gains of individual stages due to _____

- a) Power loss in the coupling device
- b) Loading effect of the next stage
- c) The use of many transistors
- d) The use of many capacitors

37. The f_f (E) decreases in which of the following band for p-type semiconductor?

- a) Conduction band
- b) Donor band
- c) Acceptor band
- d) Valence band

38. The displacement of the charges results in

- a) Magnetic field

- b) Electric field
- c) Rust
- d) Hall effect

39. What is the value of 1 micron?

- a) 10-6cm
- b) 10-5cm
- c) 10-4cm
- d) 10-3cm

40. Which of the following results when the equilibrium established in a semiconductor?

- a) Restrain the process of diffusion
- b) Electric field becomes very high
- c) Restrain the process of diversion
- d) Electric field becomes very Low

41. Convert 10 micron to meters.

- a) 10-5m
- b) 107m
- c) 10-6m
- d) 10-4m

42. The point on the DC load line which is represented by 'Q' is called _____

- a) cut off point
- b) cut in point
- c) breakdown point
- d) operating point

43. For which region of operation is a mosfet represented by its small signal model?

- a. Triode
- b. Saturation
- c. Cut-off
- d. Independent of the region

44. Channel length modulation is taken into consideration in the small signal model by:

- a. Placing a resistor between gate and source
- b. Placing a capacitor between gate and drain
- c. Placing a resistor between source and drain
- d. Placing a resistor between source and Bulk

45. Output resistance of a mosfet is:

- a. Directly proportional to VGS
 - b. Independent of VGS
 - c. Inversely proportional to VGS
 - d. sometimes proportional to VGS .
46. For an ideal mosfet the output resistance is:
- a. Zero
 - b. infinity
 - c. Of the order of tens of ohms
 - d. Of the order of hundreds of ohms.
47. The ratio of output current change against an input voltage change is called:
- a. Trans-conductance
 - b. Siemens
 - c. Resistivity
 - d. Gain
48. For a MOSFET with trans-conductance $g_m = 1.5 \text{ mS}$, and input signal $\Delta V = 2 \text{ mV}$, then
- a. $\Delta I_d = 3 \mu\text{A}$
 - b. $\Delta I_d = 2 \mu\text{A}$
 - c. $\Delta I_d = 1.5 \mu\text{A}$
 - d. $\Delta I_d = 0.75 \mu\text{A}$
49. during the measurement of output impedance:
- a. Input voltage change = 0
 - b. Input current change = 0
 - c. Both input voltage change = 0 and input current change = 0
 - d. None input voltage change = 0 and input current change = 0.
50. During the measurement of input impedance:
- a. Output current change = 0
 - b. Input current change = 0
 - c. Input voltage change = 0
 - d. Output voltage change = 0
51. While writing the small-signal model of a circuit:
- a. DC voltage sources are retained
 - b. DC voltage sources are short circuited
 - c. Result does not get affected by the DC voltage sources
 - d. AC voltage sources are retained
52. While writing the small-signal model of circuit:
- a. DC current sources are retained

- b. DC current sources are short circuited
 - c. DC current sources are open circuited
 - d. AC voltage sources are retained.
53. For low frequency operations, input impedance at the gate of the mosfet can be approximated to be:
- a. Zero
 - b. Of the order of ohms
 - c. Directly proportional to frequency
 - d. infinity.
54. The magnitude of the input impedance of a mosfet is:
- a. Directly proportional to the frequency of operation
 - b. Independent of the frequency of operation
 - c. Inversely proportional to the frequency of operation
 - d. dependent of the frequency of operation.
55. Which of the following statements are true?
- a. Body effect causes variation in threshold voltage.
 - b. The bulk-source potential causes the depletion layer width to change.
 - c. Body effect causes non variation in threshold voltage.
 - d. The bulk-source potential causes the depletion layer width to no change.
56. What is the trans-conductance of a MOSFET when $\Delta I_D = 1 \text{ mA}$ and $\Delta V_{in} = 1 \text{ V}$?
- a. 1 kS
 - b. 1 mS
 - c. 1 kohm
 - d. 1 Mohm
57. The action of a MOSFET in its small signal model can best be represented as a:
- a. Current controlled current source
 - b. Current controlled voltage source
 - c. Voltage controlled current source
 - d. Voltage controlled voltage source.
- Consider a NMOS transistor having $k'W/L = 2 \text{ mA/V}^2$. Let the transistor be biased at $V_{OV} = 1 \text{ V}$. Now answer the questions
58. For operating in saturation mode, what is the bias current I_D ?
- a. 1 mA
 - b. 2 mA
 - c. 4 mA
 - d. 8 mA
59. If a +0.1 V signal is superimposed on V_{GS} , find the corresponding increase in drain current ?
- a. 1 mA

- b. 2 mA
c. 1.21 mA
d. 0.21 mA
60. Use the result of question above to calculate gm.
- a. 12.1 mA/V
b. 2.1 mA/V
c. 1 mA/V
d. 10 mA/V
61. If a -0.1 V signal is superimposed on VGS, find the corresponding decrease in drain current?
- a. 1 mA
b. 0.81 mA
c. 0.19 mA
d. 0.5 mA
62. To calculate gm.
- a. 19 mA/V
b. 1.9 mA/V
c. 1 mA/V
d. 0.5 mA/V
63. The equivalent weight of LSB in a four bit resistive divider ADC is
- a. 1/4
b. 1/15
c. 1/16
d. 8/15