

c) three diodes d) four diodes



<ul> <li>9. The condition for non conducting mode is</li> <li>a) Vds lesser than Vgs</li> <li>b) Vgs lesser than Vds</li> </ul>				
c) Vgs = Vds	= 0	d) $Vgs = Vds = Vs = 0$		
10. nMOS is	;		[1]	
a) donor do	ped	b) acceptor doped		
c) all of the	mentioned	d) none of the mentioned		
11. MOS tra	nsistor structure is		[1]	
a) symmetri	cal b) nor	symmetrical		
c) semi symi	metrical d) pse	udo symmetrical		
12.As source	e drain voltage increase	es, channel depth	[1]	
a) increases		b) decreases		
c) logarithm	ically increases d) exp	onentially increases		
<ul><li>13. If p-tran</li><li>it is said to v</li><li>a) linear reg</li><li>c) non satur</li></ul>	sistor is conducting and work in ion ation resistive region	I has small voltage between source and drain, then t b) saturation region d) cut-off region	:he [1]	
<ul><li>14. Mobility</li><li>a) transverse</li><li>c) Vdd</li><li>15. NOR typ</li></ul>	y <b>depends on</b> e electric field b) Vg <b>be flash allows</b> t	d) Channel length o be read or written independently	[1] [1]	
a) one mach	iine cycle b) one machin	e word		
c) one mach	ine sentence d) one bit			
16. NAND ty	16. NAND type flash memories are used in			
a) memory o	cards b) USB			
c) solid state	e drivers d) all of the me	ntioned		
17. The tran	sistors in NAND type fl	ash are connected in	[1]	
a) series b)	parallel c) cascade d) ra	indomly		
18. The program erase cycle in flash memory is				
a) finite b) i	nfinite c) all of the men	tioned d) none of the mentioned		

<b>TCET</b> <b>DEPARTMENT OF ELECTRONICS ENGINEERING (ELE)</b> (Accredited by NBA for 3 years, 2 <sup>nd</sup> Cycle Accreditation w.e.f. 1 <sup>st</sup> July 2019 Choice Based Credit Grading System with Holistic Student Development (CBCGS - H 2019) Under TCET-Autonomy Scheme - 2019	K) teet
<b>19.</b> In Pseudo-nMOS logic, n transistor operates in	[1]
a) cut off region	
b) saturation region	
c) resistive region	
d) non saturation region	
20. The power dissipation in Pseudo-nMOS is reduced to about co	mpared to
nMOS device.	[1]
a) 50%	
b) 30%	
c) 60%	
d) 70%	
21. Pseudo-nMOS has higher pull-up resistance than nMOS device.	[1]
a) true	
b) false	
22. In dynamic CMOS logic is used.	[1]
a) two phase clock	
b) three phase clock	
c) one phase clock	
d) four phase clock	
23. In clocked CMOS logic, output in evaluated in	[1]
a) on period	
b) off period	
c) both periods	
d) half of on period	
24. In clocked CMOS logic, rise time and fall time are	[1]
a) faster	
b) slower	
c) faster first and then slows down	
d) slower first and then speeds up	
25. Clocked sequential circuits are	[1]
a) two phase overlapping clock	
b) two phase non overlapping clock	
c) four phase overlapping clock	
d) four phase non overlapping clock	



## 26. When both nMOS and pMOS transistors of CMOS logic gates are ON, the output is:

[1]

a) 1 or Vdd or HIGH state
b) 0 or ground or LOW state
c) Crowbarred or Contention(X)
d) Less than Vdd

## 27. For carry skip adder, the minimum total propogation delay can be obtained when m is

a) sqrt(nk1/k2) b) sqrt(2nk1/k2) c) sqrt(2k1/nk2) d) sqrt(nk1k2/2)	[1]
<ul> <li>28. Multiple output domino logic has</li> <li>a) two cell manchester carry chain</li> <li>b) three cell manchester carry chain</li> <li>c) four cell manchester carry chain</li> <li>d) four cell manchester carry look ahead</li> </ul>	[1]
<ul> <li>29. Which method uses reduced number of partial products?</li> <li>a) Baugh-wooley algorithm</li> <li>b) Wallace trees</li> <li>c) Dadda multipliers</li> <li>d) Modified booth encoding</li> </ul>	[1]
<ul><li><b>30. Which method is easier to manipulate accumulator content?</b></li><li>a) left shifting</li><li>b) right shifting</li></ul>	[1]

- c) serial shifting
- d) parallel shifting

## **31.** The CMOS logic circuit for NAND gate is:



a.

с.

[2]



32. What type of logic gate's behaviour does this truth table represent?							
	?						
В	С	?					
0	0	0					
0	1	1					
1	0	1					
1	1	1					
0	0	1					
0	1	1					
1	0	1					
1	1	1					
put Ol <b>ow m</b> a	R a <b>ny b</b> i	b. 3 input OR <b>ts must each word h</b>	c. 3 input EXOR ave in one-to-four line de-m	d. 4 input EXOR			
ement	ed usi	ng a memory?			[2]		
a) 8 bit		b)4 bits	c)2 bits	d)1 bits			
34. A full Adder has							
full A	dder i	nas			[2]		
	B 0 1 1 0 0 1 1 1 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	?         B       C         0       0         1       1         1       1         0       0         1       1         0       1         1       1         0       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1	R       C       C         B       C       ?         O       O       O         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I         I       I       I       I         I       I       I       I       I         I       I       I       I       I         I       I       I       I       I       I         I       I       I       I       I       I       I         I       I       I       I	R       C       C         B       C       ?         0       0       0         0       1       1         1       1       1         1       1       1         0       0       1         1       1       1         0       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         0       8       bit	?       ?         B       C       ?         0       0       0         0       1       1         1       0       1         1       1       1         0       1       1         1       1       1         0       1       1         1       1       1         0       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         1       1       1         0       8       is input OR       c. 3 input EXOR         ow many bits must each word have in one-to-four line de-multiplexer to be emented using a memory?         8       bit       b)4 bits       c)2 bits       d)1 bits		

**35.** Determine the Noise Margin for 5V TTL inverter gate:

[2]

5 V VCC 2.4 V VOH 2 V VIH 1.5 V VT 0.8 V VIL 0.4 V VOL 0 V GND 5-V TTL

a) NMH = 0.4V and NML =0.4V
b) NMH = 2.4V and NML = 0.4V
c) NMH = 2V and NML = 0.8V
d) NMH = 1.5V and NML = 0.4V



<ul> <li>36. The switching threshold voltage VTH for an ideal inverter is equal to:</li> <li>a) (VDD-VOL)/2</li> <li>b) VDD</li> <li>c) (VDD)/2</li> <li>d) 0</li> </ul>	[2]
<ul> <li>37. In VLSI design, which process deals with the determination of resistance &amp; capacita of interconnections?</li> <li>a. Floorplanning</li> <li>b. Placement &amp; Routing</li> <li>c. Testing</li> <li>d. Extraction</li> </ul>	ince [2]
38. The output of sequential circuit is regarded as a function of time sequence of	[2]
A. Inputs B. Outputs C. Internal States D. External States	
a. A & D	
b. A & C	
c. B & D	
d. B & C	
39. Which method/s of physical clocking is/are a /the recursive structure where the memory elements are grouped together to make the use of nearby or same distribution points?	on [2]
a. H tree	
b. Balanced tree clock network	
c. Random Tree	
d. I tree	
40. For a pseudo nMOS design the impedance of pull up and pull down ratio is	[2]
a) 4:1	
b) 1:4	
c) 3:1	
d) 1:3	
Note: These Questions are only for display purpose	